S.N. 10/603,749

REMARKS

As suggested by the Examiner, a replacement drawing sheet for Figure 1 is supplied with this amendment. Acknowledgment of receipt and acceptance of the replacement drawing sheet is respectfully requested.

The specification was objected to as failing to provide proper antecedent basis for the claimed subject matter of claims 14 and 16.

As to claim 14, the Examiner states that the specification fails to provide support for the limitation "after switching by the switch, the subcomponents of the first processing unit are included in one of the second processing units." Support for this limitation is found on page 9, lines 29–33. Moreover, the original claim language constitutes part of the original disclosure. Withdrawal of the objection on this ground is respectfully requested.

With respect to claim 16, the Examiner states that "The specification fails to provide the support for 'data load' or 'data load and network characteristic'." (emphasis the Examiner's) In the first Office Action mailed May 29, 2007, the Examiner objected to the specification for failing to provide proper antecedent basis for the claimed subject matter of claim 1. Specifically, claim 1 recited "changed data rates" in line 7, but there is no support for "data rate" in the specification. As described in the amendment filed August 29, 2007, the intent of the disclosed and claimed invention is to base the decision either on changed data rate (of the sender) or network load (which is called "network characteristics"). Accordingly, the specification was amended to more accurately reflect this intent than in the original German translation. Claim 16 has been amended in this paper to reflect the amendment made to the specification in the prior amendment; i.e., "data load" has been changed to —data rate—. This amendment is believed to overcome the objection.

Claims 1 to 18 remain in the application.

Claims 1 to 18 were objected to for informalities noted by the Examiner with respect to claims 1 and 2. The suggested amendments have been made to claims 1 and

S.N. 10/603,749

7

2 and, therefore, withdrawal of the objection to the claims is respectfully requested.

Claims 13 and 14 were rejected under 35 U.S.C. §112, first paragraph, as failing to comply with the enabling requirement. As to claim 13, the Examiner contends that "the specification fails to disclose how subcomponents (see FIG. 3, 6a',6b',6c') of processing unit 3 are de-attached after switching to processing unit 4." The Examiner acknowledges that a response was provided in the prior amendment by citation to page 9, lines 29–33, but continues to ask questions which would not be asked by one of ordinary skill in this art. In describing the switch (switches 5 and 8 of Figure 3), the specification states on page 7, lines 27 and 28, that "The switch can hereby be realized as hardware or software." By implication, and as would be clearly understood by those of ordinary skill in the art, disconnection (and re-connection) of the codec, filter and packetizer could also be realized with either hardware or software switches.

As to claim 14, the Examiner ignores the clear recitation and meaning of the claim. What the claim recites is "a <u>plurality</u> of the second processing units" and that "the subcomponents of the first processing unit are included in <u>one</u> of the second processing units." Rather, the Examiner focuses on the embodiment illustrated in Figure 3 which shows only one second processing unit and asks how parallel processing can be done when the subcomponents of the first processing unit 3 are included in the second processing unit 4. The claim quite clearly contemplates a <u>plurality</u> of second processing units, and when the subcomponents of the first processing unit are incorporated into <u>one</u> of the second processing units, one of ordinary skill in the art would understand that parallel processing is performed by at least two of the plurality of second processing units.

Claims 1 to 4 and 6 to 18 were rejected under 35 U.S.C. §103(a) as being unpatentable over International Patent Publication WO 00/62254 of Zahn in view of U.S. Patent No. 6,694,373 to Sastry et al. This rejection is respectfully traversed for the reason that the combination of Zahn and Sastry et al. neither discloses nor suggests the claimed invention.

S.N. 10/603,749

8

The disclosed and claimed invention is directed to an apparatus for the processing and transmission of an "apparatus for the transmission of time-synchronous data from a sender to a receiver <u>using a network</u>", and in particular, the network contemplated by the inventors is the Internet where the time-synchronous data is packetized for transmission using the Internet Protocol (IP).

The Examiner continues to contend that "Zahn discloses an apparatus (see FIG.1.2: apparatus 1) for the transmission of time-synchronous data (see FIG. 3, video signal 50; see page 4, paragraph 3-8; see page 9, last paragraph; real time/synchronous video signal utilizing MPEG or HDTV) from a sender to a receiver using a network (see page 4-6; a video signal must transmit from a transmitter to a receiver/customer over a network), wherein the data is processed and transmitted at the sender as well as the receiver (see FIG. 1, 2, 4, 5, the video data is processed at transmitter or receiver/customer; see page 9, last paragraph) . . . " On page 9 of Zahn, the apparatus 1 is described as being connected by a PCI bus 2 to a CPU of a personal computer. For the Examiner's benefit, PCI stands for Peripheral Component Interconnect, a bus standard designed by Intel for personal computers. See page 537, second definition, of Newton's Telecom Dictionary, 14th Ed. (1998), copy attached. In other words, the apparatus 1 is a processor board which is inserted into a PCI bus card slot inside a personal computer. Zahn describes Figure 3 as illustrating "temporally sequential data packets like those occurring in video processing". This is not the same thing as time-synchronous data. As described at the top of page 11 of Zahn, "video signal 50 has temporally discrete and sequential data packets, so-called frames 100... which have the constant temporal spacing T, . . . "Zahn goes on to describe that a first frame 101 is requested by the dispatcher program of the primary processor along the PCI bus 2 along the local bus 7 of the apparatus 1. This data packet 101 is then decompressed by the decoder 3. This data is clearly <u>not</u> time-synchronous. The data packets are temporarily sequential; that is, they following one another in a sequential order, but they are static (i.e., stored on hard disk) until requested by the dispatcher program. The last paragraph of page 9 of Zahn describes the internal components of

S.N. 10/603,749

9

the PCI card apparatus 1. The acronyms "MPEG" and "HDTV" respectively stand for Motion Picture Experts Group and High Definition Television (see pages 341 and 465, *Newton's Telecom Dictionary* by Harry Newton (1998), copies attached). MPEG is a video encoding scheme, and HDTV merely describes a type of television having a 16-to-9 aspect ratio and a prescribed pixel resolution. Non-linear video editors of the type Zahn describes implement MPEG video encoding on video frames that have resolutions meeting the HDTV definition.

Thus, contrary to the Examiner's contention, Zahn does <u>not</u> disclose <u>transmission of time-synchronous data</u> and certainly does <u>not</u> disclose transmission of that data <u>using a network</u>. On the contrary, Zahn discloses a video processor board for a personal computer (PC) for connection to the Peripheral Component Interconnect (PCI) bus. This video processor board is for non-linear video editing (NLE, see page 4, line 8, of Zahn) systems which, by their very nature, are not <u>transmitting time-synchronous data from a sender to a receiver</u>. The Zahn video processor board may include multiple processors, but their operation is entirely different from the claimed first and second processors. In the case of the Zahn video processor board, the multiple processors are for the purpose of improving rendering speed of the video data being edited. This process is <u>not</u> real time. In contrast, the first and second processing units of the claimed invention operate in a manner to avoid time delays and resulting dropping of frames in the transmission of the time-synchronous data. This is process is real time.

For further explanation of HDTV, NLE systems and video processing expansion cards, see the following attached articles from Wikipedia:

- High-definition television
- Non-linear editing system
- Video processing expansion card

At the heart of any NLE system is a video capture card which is inserted into an option card slot (currently a PCI or PCI express slot) in a PC. Attached is a copy of a paper entitled "Video 101" from ATI corporation, now merged with AMD

corporation, which describes the fundamentals. Also attached is a copy of a product brochure for the Matrox RT.X2 system for professional NLE systems which includes a card, similar to the Zahn card, that is inserted into an option card slot of a PC. Home NLE systems are also commonly available, as indicated by the attached pages describing the Turtle Beach Video Advantage PCI video production system. The point here is that the claimed invention is <u>not</u> a NLE system of the Zahn type.

The Examiner relies on Sastry et al. for a disclosure of "an apparatus (see FIG 1, server 220/230/260; see FIG. 3, server 310; see FIG. 4,6; server 405/605) for the transmission of time-synchronous data (see FIG. 2, real time data; see col. 3, line 29-31, 48-51, 62-67) from a sender (see FIG. 2, sending/transmitting client 241-244/251-254) to a receiver (see FIG. 2, receiving client 251-254/241-244) uisng a network (see FIG. 2, using network 210), where in data is processed and transmitted to the sender as well as the receiver (see FIG. 2,3,4,6, server 310 process and transmitted to sending client 241-244 as well as the receiving client 251-254; see col. 3, line 32 to col. 4, line 10) . . ." What Sastry et al. actually disclose is a voice processing allocation scheme in an IP network to which multiple clients are connected via servers, as generally shown in Figure 2. The servers have processing modules 430 having multiple Digital Signal Processors (DSPs) 431 to 439. These DSPs implement various algorithms, such as Adaptive Differential Pulse Code Modulation (ADPCM) and Conjugated Structure Algebraic Code-Excited Linear Prediction (CS-ACELP) voice compression. These are processor intensive algorithms, and the problem addressed by Sastry et al. is the switching of active data connections from one processor to another processor without significantly interfering with the transmission of voice and other data. Sastry et al. do this using a DSP resource allocation algorithm to load share the data by selectively moving an active voice call currently being processed by one DSP to another DSP having sufficiently available processing power, without interrupting the prevailing service. The liberated DSP may then be used to process a new voice call. Figure 8 illustrates the data switching between DSPs. By load sharing among the DSPs, the number of simultaneous active voice calls

S.N. 10/603,749

supported by a voice processing module may be increased.

The DSP load sharing scheme of Sastry et al. is not the same or analogous to the claimed invention. In the claimed invention, adaptation to changed data rate and/or network characteristics has to be performed without further degradations of transmission quality. This is achieved through the setup of a parallel processing unit which is adapted to the changed data rate and/or network characteristics. This is not load sharing among a plurality of identical processors, as in Sastry et al. Rather, what the claimed invention does is to setup a parallel processor in which the individual subcomponents of the parallel processor are adapted to the changed data rate and/or network conditions. Once the parallel processor is setup, that is, the subcomponents of the parallel processor are instantiated and initialized, processing and transmission of the time-synchronous data is performed by switching over to that processor by means of a switch.

To better emphasize the patentable novelty the invention, claim 1 is amended to recite

"a first processing unit composed of multiple subcomponents, each subcomponent being designed to process the time-synchronous data in a specific and different way;

"a second processing unit parallel to the first processing unit, said second processing unit being composed of multiple subcomponents, each subcomponent being designed to process the time-synchronous data in a specific and different way, wherein the subcomponents of the second processing unit are setup and adapted based on changed sender data rate or network characteristics by configuring attribute parameters of the subcomponents, wherein data processing and transmission of the time-synchronous data is continued within the first processing unit during the setup and adaptation of the second processing unit; and

"a switch selecting between the first and second processing units, the processing and transmission of the time-synchronous data initially being performed by the first processing unit and, after switching by the switch, the processing and

S.N. 10/603,749

transmission of the time-synchronous data is performed using the second processing unit such that the processing and transmission of the time-synchronous data is performed within the second processing unit."

Claim 5 was rejected under 35 U.S.C. §103(a) as being unpatentable over the Zahn International Patent Publication and the Sastry et al. patent in view of U.S. Patent No. 7,095,717 to Muniere. This rejection is respectfully traversed for the reason that the combination of Zahn, Sastry et al. and Muniere does not teach, suggest or otherwise make obvious the claimed invention.

As discussed above, Zahn does not disclose the basic system recited in claim 1. The Zahn video processor board is for an entirely different function and is constructed and operates in a manner which is entirely different from the disclosed and claimed invention. The Sastry et al. load sharing scheme is not the same as the claimed setup of a parallel processor with subcomponents adapted for the changed data rate or network conditions. Muniere discloses a method for multiplexing two data flows on a radio communication channel and corresponding transmitter. Since Zahn is not transmitting data from a sender to a receiver, Muniere cannot be combined with Zahn to make a workable system. The two are in entirely different technical fields. Moreover, the claimed invention has nothing whatsoever to do with multiplexing two data flows. On the contrary, the claimed invention is concerned with the transmission of one data flow only, the time-synchronous data of, for example, video frames. Clearly there is no basis in fact for the conclusion of obviousness based on Zahn in combination with Sastry et al. and Muniere.

It is respectfully submitted that the claims have been misinterpreted by the Examiner. To aid the Examiner in his reconsideration of the claims, the following comments are offered. In the claimed invention, Applicants achieve seamless handovers between potentially many different (arbitrary complex) processing units as a mechanism for optimizing transmission quality in packet-based networks and low-power devices (e.g.., mobile telephones). The central idea is to allow adaption between various independent instantiations of processing units, as determined by a

S.N. 10/603,749

particular operating environment. Processing units may contain arbitrary complex subcomponents (codecs, filters, packetizers, etc.) and may be available locally within a device or downloaded by standard means over a network connection. Applicants claimed invention is novel in that it supports seamless adaption between the current operating processing chain and newly instantiated chains either by feeding data simultaneously to both chains or utilizing additional processing resources for encoding within the second chain during setup.

In the claimed invention, Applicants switch the input of two or more independent processing units, where it is always guaranteed that only one of them is processing at any given time. In addition, Applicants coordinate the control sequence of parallel processing unit operations (setup, teardown or resource sharing) in order to minimize processing power requirements and allow the installation of potentially useful processing units specific to a given operational environment.

The features which characterize the claimed invention include the following:

- A digital media processing system with arbitrary number of "processing units".
- Generally applicable to real-time IP streaming media scenarios.
- Processing units are "not specified" and may include arbitrary chains of codecs, packetizers, etc.
- Seamless switching is intended to accommodate additional processing units (e.g., downloaded).
- Processing chain components may contain quality settings (e.g., quantizer settings).
- Processing chains are instantiated into memory "on-demand" by adaptation algorithms.
- Seamless switching refers to instantiating a processing unit and activating its input.
- Seamless switching does accommodate processing chain instantiation timing.
- Processing chains are never fed data simultaneously.

S.N. 10/603,749

14

Processing chains never operate on input data simultaneously.

Seamless switching may include teardown or timed caching of unneeded

processing units.

In view of the foregoing, it is respectfully requested that the application be

reconsidered, that claims 1 to 18 be allowed, and that the application be passed to

issue. In the alternative, it is requested that this amendment be entered for purposes of

appeal.

Should the Examiner find the application to be other than in condition for

allowance, the Examiner is requested to contact the undersigned at the local telephone

number listed below to discuss any other changes deemed necessary in a telephonic or

personal interview.

A provisional petition is hereby made for any extension of time necessary for

the continued pendency during the life of this application. Please charge any fees for

such provisional petition and any deficiencies in fees and credit any overpayment of

fees to Attorney's Deposit Account No. 50-2041.

Respectfully submitted,

C. Lamont Whitham

Reg. No. 22, 424

Whitham, Curtis, Christofferson & Cook, P.C.

11491 Sunset Hills Road, Suite 340

Reston, VA 20190

Tel. (703) 787-9400

Fax. (703) 787-7557

Customer No.: 30743